LMK1D2104RHDT

Texas Instruments
595-LMK1D2104RHDT
LMK1D2104RHDT

Mfr.:

Description:
Clock Buffer Dual bank 4-channel output 1.8-V 2.5-V L LMK1D2104RHDR

Datasheet:
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.
More Information
Learn more about Texas Instruments LMK1D2104RHDT

In Stock: 155

Stock:
155 Can Dispatch Immediately
Factory Lead Time:
6 Weeks Estimated factory production time for quantities greater than shown.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 250)

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™ †
11,36 € 11,36 €
8,90 € 89,00 €
8,28 € 207,00 €
7,61 € 761,00 €
Full Reel (Order in multiples of 250)
7,28 € 1 820,00 €
7,10 € 3 550,00 €
6,93 € 6 930,00 €
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable. ↩

Alternative Packaging

Mfr. Part No.:
LMK1D2104RHDR
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
9,50 €
Min:
1

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Clock Buffer
RoHS:  
4 Output
2 GHz
575 ps
LVDS
VQFN-28
HCSL, LP-HCSL, LVCMOS, LVDS, LVPECL
2 GHz
1.71 V
3.465 V
LMK1D2104
- 40 C
+ 105 C
Brand: Texas Instruments
Duty Cycle - Max: 55 %
Mounting Style: SMD/SMT
Packaging: Reel
Packaging: Cut Tape
Packaging: MouseReel
Product: Clock Buffers
Product Type: Clock Buffers
Factory Pack Quantity: 250
Subcategory: Clock & Timer ICs
Type: Low Additive Jitter LVDS Buffer
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

Datasheet

PCN

This functionality requires JavaScript to be enabled.

CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

LMK1D210x Low Additive Jitter LVDS Buffer

Texas Instruments LMK1D210x Low Additive Jitter LVDS Buffer distributes two clock inputs (IN0 and IN1) to a total of up to 8 pairs of differential LVDS clock outputs (OUT0, OUT7) with minimum skew for clock distribution. Each buffer block consists of one input and up to 4 LVDS outputs. The inputs can be LVDS, LVPECL, HCSL, CML, or LVCMOS. The LMK1D210x is specifically designed for driving 50Ω transmission lines. In the case of driving the inputs in single-ended mode, the appropriate bias voltage must be applied to the unused negative input pin.

An unexpected error has occurred.


Have a question? Please visit the Help Centre.
For questions about a specific order, please log in to your account.

If you encounter further problems, please contact us on 800-346-6873 or email help@mouser.com.