LMX1204RHAT

Texas Instruments
595-LMX1204RHAT
LMX1204RHAT

Mfr.:

Description:
Phase Locked Loops - PLL 12.8-GHz RF buffer m ultiplier and divid

ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

Availability

Stock:
Non-Stocked
Factory Lead Time:
18 Weeks Estimated factory production time.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:
Packaging:
Full Reel (Order in multiples of 250)
This Product Ships FREE

Pricing (EUR)

Qty. Unit Price
Ext. Price
Cut Tape / MouseReel™
296,05 € 296,05 €
262,74 € 2 627,40 €
259,71 € 6 492,75 €
259,62 € 25 962,00 €
Full Reel (Order in multiples of 250)
229,72 € 57 430,00 €
500 Quote
† A MouseReel™ fee of 5,00 € will be added and calculated in your basket. All MouseReel™ orders are non-cancellable and non-returnable.

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Phase Locked Loops - PLL
RoHS:  
RF PLLs and Synthesizers
1 Circuit
12.8 GHz
300 MHz
300 MHz to 12.8 GHz
2.6 V
2.4 V
Si
- 40 C
+ 85 C
SMD/SMT
VQFN-40
Reel
Cut Tape
MouseReel
Brand: Texas Instruments
Development Kit: LMX1204EVM
Input Level: CML, LVDS, LVPECL
Moisture Sensitive: Yes
Operating Supply Current: 1.05 A
Operating Supply Voltage: 2.4 V to 2.6 V
Product Type: PLLs - Phase Locked Loops
Series: LMX1204
Factory Pack Quantity: 250
Subcategory: Wireless & RF Integrated Circuits
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542399000
USHTS:
8542390090
MXHTS:
8542399999
ECCN:
EAR99

LMX1204 JESD Buffer/Multiplexer/Divider

Texas Instruments LMX1204 JESD Buffer/Multiplexer/Divider has a high-frequency capability and extremely low jitter. This feature makes it a great approach to clock precision and high-frequency data converters without degradation to the signal-to-noise ratio. Each of the four high-frequency clock outputs and additional LOGICLK output, with a larger divider range, is paired with a SYSREF output clock signal. The SYSREF signal for JESD interfaces can either be internally generated or passed in as an input and re-clocked to the device clocks. For data converter clocking applications, having the clock jitter be less than the aperture jitter of the data converter is critical. In applications where more than four data converters must be clocked, various cascading architectures can be developed using multiple devices to distribute all the high-frequency clocks and SYSREF signals required. With a low jitter and noise floor, the Texas Instruments LMX1204, combined with an ultra-low noise reference clock source, is an exemplary selection for clocking data converters, especially when sampling above 3GHz.