SN74AHCT139D

595-SN74AHCT139D
SN74AHCT139D

Mfr.:

Description:
Encoders, Decoders, Multiplexers & Demultiplexers Dual

Lifecycle:
End of Life:
Scheduled for obsolescence and will be discontinued by the manufacturer.
ECAD Model:
Download the free Library Loader to convert this file for your ECAD Tool. Learn more about the ECAD Model.

In Stock: 2 623

Stock:
2 623 Can Dispatch Immediately
Quantities greater than 2623 will be subject to minimum order requirements.
Minimum: 1   Multiples: 1
Unit Price:
-,-- €
Ext. Price:
-,-- €
Est. Tariff:

Pricing (EUR)

Qty. Unit Price
Ext. Price
1,77 € 1,77 €
1,14 € 11,40 €
1,01 € 25,25 €
0,831 € 99,72 €
0,724 € 202,72 €
0,686 € 356,72 €
0,576 € 576,00 €
0,526 € 2 104,00 €
0,465 € 3 720,00 €

Alternative Packaging

Mfr. Part No.:
Packaging:
Reel, Cut Tape, MouseReel
Availability:
In Stock
Price:
0,31 €
Min:
1

Product Attribute Attribute Value Select Attribute
Texas Instruments
Product Category: Encoders, Decoders, Multiplexers & Demultiplexers
RoHS:  
Decoders / Demultiplexers
AHCT
2 Input
4 Output
SOIC-Narrow-16
8.5 ns
4.5 V
5.5 V
SMD/SMT
- 40 C
+ 85 C
Tube
Brand: Texas Instruments
Logic Type: Decoders/Demultiplexers
Number of Circuits: 2 Circuit
Product Type: Encoders, Decoders, Multiplexers & Demultiplexers
Series: SN74AHCT139
Factory Pack Quantity: 40
Subcategory: Logic ICs
Unit Weight: 141,700 mg
Products found:
To show similar products, select at least one checkbox
Select at least one checkbox above to show similar products in this category.
Attributes selected: 0

This functionality requires JavaScript to be enabled.

TARIC:
8542319000
CNHTS:
8542399000
CAHTS:
8542390000
USHTS:
8542390090
JPHTS:
8542390990
MXHTS:
8542310399
ECCN:
EAR99

SN74AHCT139/SN74AHCT139-Q1 Decoders/Demultiplexers

Texas Instruments SN74AHCT139/SN74AHCT139-Q1 2-to-4-Line Decoders/Demultiplexers are designed for 4.5V to 5.5V VCC operation. These devices are intended for high-performance data routing or memory decoding applications requiring very short propagation delay times. These decoders can be used to minimize the effects of system decoding in high-performance memory systems. When used with high-speed memories utilizing a fast enable circuit, the enable time of the memory and the delay times of these decoders are usually less than the typical access time. This reduction means that the effective system delay introduced by the decoders is negligible.